
|
Embedded system virtualization solution based on UML
By Thomas Robert and Vincent Perrier, CoFluent
This paper describes an embedded system architecting flow that utilizes virtual system models obtained from SysML/MARTE specifications. The specifications are translated into executable SystemC transaction-level models.
Virtual system technology overcomes many of the limitations of virtual platforms, since it is accessible when specialized hardware and software IP models or code are not yet available. It provides the simulation capability for performance analysis, behavioral and architectural verification, and use cases and tradeoff analysis.
The use of standard notations of SysML/MARTE profiles to describe virtual systems enables system architects to store and exchange design information internally and between third parties in a standard format. Furthermore, virtual systems allow fast and accurate evaluation of different use cases and design scenarios by allowing the execution of UML specifications. Automatic SystemC TLM code generation allows reusing models in other SystemC-based virtual platform and verification environments...
To view full content, please register to (new users of the portal only), respectively log-in, if you are already registered.
| |||||||||||||||||||






